


Exp No. 2 Magnitude Comparator

Two 1-bit magnitude comparator

A	B	E(A=B)	G(A>B)	L(A<B)
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0
		$\bar{A}\bar{B} + AB$	$A\bar{B}$	$\bar{A}B$



1-bit magnitude comparator

2-bit comparator

- ❖ The block diagram of a two-bit comparator which has four inputs and three outputs is shown below.
- ❖ The first number A is designated as $A = A_1A_0$ and the second number is designated as $B = B_1B_0$.
- ❖ This comparator produces three outputs as G ($G = 1$ if $A > B$), E ($E = 1$, if $A = B$) and L ($L = 1$ if $A < B$).




Table 1. Truth Table of 2-Bit Magnitude Comparator

INPUT				OUTPUT		
A1	A0	B1	B0	A>B	A=B	A<B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

▶ Using k-map:



$$A > B: G = A_0 \overline{B_1} \overline{B_0} + A_1 \overline{B_1} + A_1 A_0 \overline{B_0}$$


$$A = B: E = \overline{A_1} \overline{A_0} \overline{B_1} \overline{B_0} + \overline{A_1} A_0 \overline{B_1} B_0 + A_1 A_0 B_1 B_0 + A_1 \overline{A_0} B_1 \overline{B_0}$$

$$= \overline{A_1} \overline{B_1} (\overline{A_0} \overline{B_0} + A_0 B_0) + A_1 B_1 (A_0 B_0 + \overline{A_0} \overline{B_0})$$

$$= (A_0 B_0 + \overline{A_0} \overline{B_0}) (A_1 B_1 + \overline{A_1} \overline{B_1})$$


$$= (A_0 \text{ Ex-NOR } B_0) (A_1 \text{ Ex-NOR } B_1)$$

$$A < B: L = \overline{A_1} B_1 + \overline{A_0} B_1 B_0 + \overline{A_1} \overline{A_0} B_0$$



Two bit comparator logic diagram

4-bit comparator



(a) Pin diagram (IC 7485)

- ❑ It can be used to compare two four-bit words.
- ❑ The two 4-bit numbers are $A = A_3 A_2 A_1 A_0$ and $B_3 B_2 B_1 B_0$ where A_3 and B_3 are the most significant bits.

8-bit comparator

- ▶ An 8-bit comparator compares the two 8-bit numbers by **cascading** of two 4-bit comparators.
- ▶ The circuit connection of this comparator is shown below in which the lower order comparator $A < B$, $A = B$ and $A > B$ outputs are connected to the respective cascade inputs of the higher order comparator.

