

# Salahaddin University-Erbil <br> College of Engineering 

Electrical Engineering Dept.

# Manual for Analogue Electronic Circuits 

Prepared by

## Contents

Experiment No. 1 - Common Base Input and Output Characteristics ..... 2
Experiment No. 2 - Common Emitter Input and Output Characteristics ..... 5
Experiment No. 3 - Fixed Biasing Circuit ..... 8
Experiment No. 4 - Voltage Divider Biasing Circuit ..... 10
Experiment No. 5 - Common Emitter Amplifier Characteristics ..... 12
Experiment No. 6 - Common Collector Amplifier Characteristics ..... 15
Experiment No. 7 - Junction Field Effect Transistor Output Characteristics ..... 18
Experiment No. 8 - JFET as a Constant Current Source ..... 21
Experiment No. 9 - JFET as an Analogue Switch ..... 23
Experiment No. 10 - Common Source JFET Amplifier Characteristics ..... 25
Experiment No. 11 - Frequency Response of Common Emitter Amplifier ..... 26
Experiment No. 12 - Frequency Response of Common Source JFET Amplifier ..... 28
Experiment No. 13 - Power Amplifier ..... 30

## EXPERIMENT NO. (1) COMMON BASE INPUT AND OUTPUT CHARACTERISTICS

## OBJECTIVE:

- To explain saturation and cutoff regions in relation to the curves.
- To understand common base input and output characteristics of BJT transistors.
- To determine the input and output resistance of BJT transistors in common base.


## THEORY:

The input characteristic is the relation between $I_{E}$ and $V_{B E}$ at a constant $V_{C B}$. This relation is shown in figure 1.1


Figure 1.1 Common Base Input Characteristic
While the output characteristic is the relation between Ic and $\mathrm{V}_{\mathrm{CB}}$ at a constant $\mathrm{I}_{\mathrm{E}}$. This relation is shown in figure 1.2


Figure 1.2 Common Base Output Characteristic

## CIRCUITS:



Figure 1.3


Figure 1.4

## PROCEDURE:

## 1- Input characteristic

a- Connect the circuit shown in figure 1.3
b- Change $\mathrm{V}_{\mathrm{CC}}$ to make $\mathrm{V}_{\mathrm{CB}}=0$.
c- Change $\mathrm{V}_{\mathrm{BE}}$ by using $\mathrm{V}_{\mathrm{EE}}$ from 0 to 0.9 V steps 0.1 V , and record $\mathrm{I}_{\mathrm{E}}$ at each step.
d- Repeat step $\mathbf{c}$ for $\mathrm{V}_{\mathrm{CB}}=2 \mathrm{~V}$.

| $\mathrm{V}_{\mathrm{BE}}(\mathrm{V})$ | $\mathrm{I}_{\mathrm{E}}$ when $\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{E}}$ when $\mathrm{V}_{\mathrm{CB}}=2 \mathrm{~V}$ |
| :---: | :---: | :---: |
| 0 |  |  |
| 0.1 |  |  |
| 0.2 |  |  |
| 0.3 |  |  |
| 0.4 |  |  |
| 0.5 |  |  |
| 0.6 |  |  |
| 0.7 |  |  |
| 0.8 |  |  |
| 0.9 |  |  |

Table 1.1 Results for input characteristic

## 2- Output characteristic

a- Connect the circuit shown in figure 1.4
b- Adjust $\mathrm{I}_{\mathrm{E}}$ at 0 by using $\mathrm{V}_{\mathrm{EE}}$.
c- Change $\mathrm{V}_{\mathrm{CB}}$ from 0 to 10 V step 1 , and record $\mathrm{I}_{\mathrm{C}}$ for each step.
d- Repeat step $\mathbf{c}$ for $\mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$, and 2 mA

| $\mathrm{V}_{\mathrm{CB}}(\mathrm{V})$ | $\mathrm{I}_{\mathrm{C}}$ when $\mathrm{I}_{\mathrm{E}}=0 \mathrm{~mA}$ | $\mathrm{I}_{\mathrm{C}}$ when $\mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$ | $\mathrm{I}_{\mathrm{C}}$ when $\mathrm{I}_{\mathrm{E}}=2 \mathrm{~mA}$ |
| :---: | :---: | :---: | :---: |
| 0 |  |  |  |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |
| 8 |  |  |  |
| 9 |  |  |  |
| 10 |  |  |  |

Table 1.2 Results for output characteristic

## CALCULATION, QUESTION AND DISCUSSION

1- From the obtained results, draw the input and output characteristics.
2- From the input characteristic, find the input resistance.
3- From the output characteristic, find the output resistance and the current gain.
4- What are the advantages of this type of connection?
5- Define the reverse saturation current $\mathrm{I}_{\mathrm{CO}}$.
6- Discuss your experimental results.

## EXPERIMENT NO. (2)

## COMMON EMITTER INPUT AND OUTPUT CHARACTERISTICS

## OBJECTIVE:

- To understand common emitter input and output characteristics of BJT transistors.
- To determine the input and output resistance of BJT transistors in common emitter.


## THOERY:

The most frequently encountered transistor configuration for the BJT transistors is called the commonemitter configuration because the emitter is common to both the input and output terminals (in this case common to both the base and collector terminals). The input curve is the relation between $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{V}_{\mathrm{BE}}$ at constant $\mathrm{V}_{\mathrm{CE}}$ as shown in figure 2.1.


Figure 2.1 Common Emitter Input Characteristic
While the output curve is the relation between $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ at constant value of $\mathrm{I}_{\mathrm{B}}$. The output characteristic is shown in figure 2.2.


Figure 2.2 Common Emitter
Output Characteristic

## CIRCUITS:



Figure 2.3


Figure 2.4

## PROCEDURE:

## 1- Input characteristic

a- Connect the circuit shown in figure 2.3
b- Change $\mathrm{V}_{\mathrm{CC}}$ to make $\mathrm{V}_{\mathrm{CE}}=0$.
c- Change $\mathrm{V}_{\mathrm{BE}}$ by using $\mathrm{V}_{\mathrm{EE}}$ from 0 to 0.9 V steps 0.1 V , and record $\mathrm{I}_{\mathrm{B}}$ at each step.
d- Repeat step $\mathbf{c}$ for $\mathrm{V}_{\mathrm{CE}}=2 \mathrm{~V}$.

| $\mathrm{V}_{\mathrm{BE}}(\mathrm{V})$ | $\mathrm{I}_{\mathrm{B}}$ when $\mathrm{V}_{\mathrm{CE}}=0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{B}}$ when $\mathrm{V}_{\mathrm{CE}}=2 \mathrm{~V}$ |
| :---: | :---: | :---: |
| 0 |  |  |
| 0.1 |  |  |
| 0.2 |  |  |
| 0.3 |  |  |
| 0.4 |  |  |
| 0.5 |  |  |
| 0.6 |  |  |
| 0.7 |  |  |
| 0.8 |  |  |
| 0.9 |  |  |

Table 2.1 Results for input characteristic

## 2- Output characteristic

a- Connect the circuit shown in figure 2.4
b- Adjust $\mathrm{I}_{\mathrm{B}}$ at 0 by using $\mathrm{V}_{\mathrm{EE}}$.
c- Change $\mathrm{V}_{\mathrm{CE}}$ from 0 to 7 V step 1, and record $\mathrm{I}_{\mathrm{C}}$ for each step.
d- Repeat step $\mathbf{c}$ for $\mathrm{I}_{\mathrm{B}}=20 \mu \mathrm{~A}$, and $40 \mu \mathrm{~A}$

| $\mathrm{V}_{\mathrm{CE}}(\mathrm{V})$ | $\mathrm{I}_{\mathrm{C}}$ when $\mathrm{I}_{\mathrm{B}}=0 \mathrm{~A}$ | $\mathrm{I}_{\mathrm{C}}$ when $\mathrm{I}_{\mathrm{B}}=20 \mu \mathrm{~A}$ | $\mathrm{I}_{\mathrm{C}}$ when $\mathrm{I}_{\mathrm{B}}=40 \mu \mathrm{~A}$ |
| :---: | :---: | :---: | :---: |
| 0 |  |  |  |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |

Table 2.2 Results for output characteristic

## CALCULATION, QUESTION AND QUESTION:

1- Draw the input characteristic from the results of part 1 of the experiment.
2- Find the input resistance from the input curve.
3- Draw the output characteristic from the results of part 2 of the experiment.
4- Find the output resistance and the current gain from the output curve.
5- What are the advantages of this kind of configuration?
6- Discuss your experimental result.

## EXPERIMENT NO. (3)

## TRANSISTOR BASING CIRCUITS - FIXED BIAS

## OBJECTIVE:

- To describe and draw a dc load line.
- To define the Q point.
- To know the effect of temperature on Q point.


## THEORY:

A transistor must be properly biased with a dc voltage in order to operate as a linear amplifier. A dc operating point ( Q point) must be set so that signal variations at the input terminal are amplified and accurately reproduced at the output terminal. The best case is to set Q point at the center. The fixed bias circuit is one of the circuit which makes the transistor operates in the active region. In this circuit, $I_{C}$ can be adjusted at the center by varying $\mathrm{R}_{\mathrm{B}}$ or $\mathrm{R}_{\mathrm{C}}$ or $\mathrm{R}_{\mathrm{E}}$ in order to make Q point at the center of load line.

## PROCEDURE:

1- Connect the circuit shown in figure 3.1
2- For $\mathrm{R}_{\mathrm{B}}=220 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{E}}=0 \Omega$ (short circuit), measure the ammeter IC and voltmeter $\mathrm{V}_{\mathrm{CE}}$ readings.
3- Repeat step 2 when $R_{B}=470 \mathrm{k} \Omega$.

| When $\mathrm{R}_{\mathrm{E}}=0$ |  |  |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{B}}$ | $\mathrm{I}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{CE}}$ |
| $220 \mathrm{k} \Omega$ |  |  |
| $470 \mathrm{k} \Omega$ |  |  |

Table 3.1 Table for results from step 2 and 3
4- Repeat step 2 and 3 when $R_{E}$ exists and equal $820 \Omega$.

| When $\mathrm{R}_{\mathrm{E}}=820 \Omega$ |  |  |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{B}}$ | $\mathrm{I}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{CE}}$ |
| $220 \mathrm{k} \Omega$ |  |  |
| $470 \mathrm{k} \Omega$ |  |  |

Table 3.1 Table for results from step 4
5- Increase the transistor temperature and observe ammeter $\mathrm{I}_{\mathrm{C}}$ and voltmeter $\mathrm{V}_{\mathrm{C}}$ readings, where
A) $\mathrm{R}_{\mathrm{B}}=220 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{E}}=0 \Omega$
B) $\mathrm{R}_{\mathrm{B}}=220 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{E}}=820 \Omega$

## CIRCUIT:



Figure 3.1

## CALCULATIONS, QUESTIONS AND DISCUSSION:

1- Draw the DC load line and denote Q point from your practical results for all cases.
2- Draw the DC load line and denote Q point theoretically for all cases. Assume that $\beta \mathrm{dc}=200$.
3- What is the effect of temperature on the operating point?
4- What is the effect of $\mathrm{R}_{\mathrm{E}}$ and $\mathrm{R}_{\mathrm{B}}$ on the operating point?
5- Discuss your results.

## EXPERIMENT NO. (4)

## TRANSISTOR BASING CIRCUITS - VOLTAGE DIVIDER

## OBJECTIVE:

- To know the effect of resistor values on the basing
- To describe the dc load line and Q-point.


## THEORY:

The voltage divider bias is the most widely used circuit arrangement in transistor applications especially amplifiers. A base voltage is developed by resistive voltage divider. The voltage divider bias has more advantages than fixed bias. The effect of temperature is less and designers have more chance to design the desire circuit. Therefore, this circuit has more applications than any other biasing circuits.

## PROCEDURE:

1- Connect the circuit shown in figure (4.1)
2- For $\mathrm{R}_{2}=470 \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{E}}=1 \mathrm{~K} \Omega$, change $\mathrm{R}_{1}$ from 0 to a suitable value and record $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ in table 4.1. Note: Please do not let $\mathrm{I}_{\mathrm{C}}$ exceed 1.5 mA .
3- For $R_{1}=33 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{E}}=1 \mathrm{~K} \Omega$, change $\mathrm{R}_{2}$ from 0 to a suitable value and record $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ in table 4.2

| $\mathrm{R} 1(\Omega)$ | $\mathrm{I}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{CE}}$ |
| :---: | :---: | :---: |
| 0 |  |  |
| 100 |  |  |
| 200 |  |  |
| 300 |  |  |
| 400 |  |  |
| 500 |  |  |
| 600 |  |  |
| 700 |  |  |
| 800 |  |  |
| 900 |  |  |
| 1 K |  |  |
|  | Table 4.1 |  |


| $\mathrm{R} 2(\mathrm{~K} \Omega)$ | $\mathrm{I}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{CE}}$ |
| :---: | :---: | :---: |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 10 |  |  |
| Table 4.2 |  |  |

4- For $\mathrm{R}_{1}=33 \mathrm{~K} \Omega, \mathrm{R}_{2}=4.7 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{E}}=1 \mathrm{~K} \Omega$, change $\mathrm{R}_{\mathrm{C}}$ to set the Q -point at the center of the dcload line, and then record $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$.

## CIRCUIT:



Figure 4.1 Voltage Divider Biasing Circuit

## CALCULATIONS, QUESTIONS AND DISCUSSION:

1- Draw the relation between ( $\mathrm{R} 1 \mathrm{vs} \mathrm{I}_{\mathrm{C}}$ ), and ( $\mathrm{R} 1 \mathrm{vs} \mathrm{V}_{\mathrm{CE}}$ ) separately.
2- Draw the relation between ( $\mathrm{R} 2 \mathrm{vs} \mathrm{I}_{\mathrm{C}}$ ), and ( $\mathrm{R} 2 \mathrm{vs} \mathrm{V}_{\mathrm{CE}}$ ) separately.
3- Draw the dc-load line for the value of $\mathrm{R}_{\mathrm{C}}$ which has practically been found to set the Q -point at the center.
4- Why $2.2 \mathrm{~K} \Omega$ is connected in series with R 1 ?
5- Discuss your practical result.

## EXPERIMENT NO. (5)

## COMMON EMITTER AMPLIFER CHARACTERSTICS

## OBJECTIVE:

- Identify ac quantities
-     - Distinguish ac quantities from dc quantities
- Describe the voltage gain
- To find the input resistance
- Define phase inversion


## THEORY:

In a common emitter amplifier, the input signal is applied to base-emitter side, and the output is taken from the collector-emitter side of the transistor. To analyze the amplifier shown in figure (5.1), the dc bias values (voltages and currents) must be determined while the capacitors are replaced with open cct.
$V_{B}=\left(\frac{R_{2}}{R_{1}+R_{2}}\right) V_{C C}$
$V_{E}=V_{B}-0.7$
We know that $I_{E}=\frac{V_{E}}{R_{E}}$
$V_{C C}=V_{C}-I_{C} R_{C}$
$I_{C} \cong I_{E}$
For ac analyzing, the capacitors and the DC source are replaced with short $\mathrm{cct}(\mathrm{Xc}=0)$.
The ac resistance of emitter is
$r_{e}=\frac{25 m v}{I_{E}}$
And the voltage gain is:
$A_{v}=\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{I_{c}\left(R_{c} \| R_{L}\right)}{I_{c} r_{e}}=\frac{\left(R_{c} \| R_{L}\right)}{r_{e}}$
Therefore $\quad V c=A_{v} V b$
And the total input resistance is $R 1\|R 2\| \beta_{d c} r_{e}$

## PROCEDURE:

1- Theoretically compute the dc parameters listed in the table (5.1) using above equations and records them in the table.
2- Practically measure and record the dc parameters listed in table (5.1).
3- Compute the ac parameters listed in table (5.2).
4- Turn on the signal generator and set $\mathrm{V}_{\mathrm{S}}$ to $10 \mathrm{mVp}-\mathrm{p}$ and 1 kHz . Use the ac source as the input voltage ( $\mathrm{V}_{\mathrm{be}}$ ) to the circuit, and measure the ac output voltage and the voltage gain.

5- To find the $\mathrm{R}_{\text {in }}$, a variable test resistance ( $\mathrm{R}_{\text {test }}$ ) is connected in series with C 1 . Increase $\mathrm{R}_{\text {test }}$ until $V_{\text {out }}$ drops to half of the previous value. This means that half of the input ac voltage $\left(\mathrm{V}_{\mathrm{s}}\right)$ is dropped on the $\mathrm{R}_{\text {test }}$ and the other half on Rin.

$$
\mathrm{R}_{\mathrm{in}}=\mathrm{R}_{\text {test }}
$$

6- Use both channels of the oscilloscope to compare the input and output waveforms. What is the phase relationship between $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ ?
7- Remove $\mathrm{C}_{\mathrm{E}}$ from the circuit, and measure the voltage gain. What can be concluded from this action?
8- Replace $\mathrm{C}_{\mathrm{E}}$ and remove $\mathrm{R}_{\mathrm{L}}$, after that measure Av .

| DC parameters | Computed values | Measured values |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{B}}$ |  |  |
| $\mathrm{V}_{\mathrm{E}}$ |  |  |
| $\mathrm{I}_{\mathrm{E}}$ |  |  |
| $\mathrm{V}_{\mathrm{C}}$ |  |  |
| $\mathrm{V}_{\mathrm{CE}}$ |  |  |

Table 5.1

| AC parameters | Computed values | Measured values |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{b}}$ |  |  |
| $\mathrm{V}_{\mathrm{e}}$ |  |  |
| $\mathrm{r}_{\mathrm{e}}$ |  |  |
| $\mathrm{A}_{\mathrm{V}}$ |  |  |
| $\mathrm{V}_{\mathrm{C}}$ |  |  |
| Rin |  |  |

Table 5.2

## CIRCUIT:



Figure 5.1

## CALCULATION, QUESTION AND DISCUSSION

1- When $C_{E}$ is open, you found that the gain was affected. Explain it why?
2- Discuss your results

## EXPERIMENT NO. (6)

## COMMON COLLECTOR AMPLIFER CHARACTERSTICS

## OBJECTIVE:

- Discuss the emitter-follower amplifier with voltage-divider bias
- Current gain vs. Voltage gain in common-collector amplifier


## THEORY:

When the output is taken from the emitter terminal of the transistor as shown in Figure 6.1, the network is referred to as an emitter-follower. The output voltage is always slightly less than the input signal due to the drop from base to emitter, but the approximation $A v \cong 1$ is usually a good one. Unlike the collector voltage, the emitter voltage is in phase with the signal Vi. That is, both $V o$ and $V i$ attain their positive and negative peak values at the same time. The fact that $V_{o}$ "follows" the magnitude of $V i$ with an in phase relationship accounts for the terminology emitter-follower.

This configuration has high input impedance, a low output impedance and high current gain.
$V_{B}=\left(\frac{R_{2}}{R_{1}+R_{2}}\right) V_{C C}$
$V_{E}=V_{B}-0.7$
We know that $I_{E}=\frac{V_{E}}{R_{E}}$
$V_{C C}=V_{C}$
$I_{C} \cong I_{E}$

$$
V_{C E}=V_{C C}-V_{E}
$$

For ac analyzing, the capacitors and the DC source are replaced with short $\mathrm{cct}(\mathrm{Xc}=0)$.
The ac resistance of emitter is
$r_{e}=\frac{25 m v}{I_{E}}$
$V_{\text {out }}=I_{e} R_{e} \quad$ Where $\mathrm{R}_{\mathrm{e}}=\mathrm{R}_{\mathrm{E}} \| \mathrm{R}_{\mathrm{L}}$
$V_{i n}=I_{e}\left(r_{e}+R_{e}\right)$
Therefore the voltage gain is
$A v=\frac{I_{e} R_{e}}{I_{e}\left(r_{e}+R_{e}\right)}=\frac{R_{e}}{\left(r_{e}+R_{e}\right)} \quad$ If $\mathrm{Re} \gg \mathrm{r}_{\mathrm{e}}$ then $A v \cong 1$
$R_{\text {in(base })}=\frac{V_{i n}}{I_{\text {in }}}=\frac{V_{b}}{I_{b}}=\frac{I_{e}\left(r_{e}+R_{e}\right)}{I_{b}}$
Since $I_{e} \cong I_{c}=\beta I_{b}$
$R_{\text {in(base })}=\frac{\beta I_{b}\left(r_{e}+R_{e}\right)}{I_{b}}$
The terms $I_{b}$ cancel; therefore,
$R_{\text {in(base })}=\beta\left(r_{e}+R_{e}\right)$
$R_{\text {in(total) }}=R_{1}\left\|R_{2}\right\| R_{\text {in(base })}$
$A_{P}=\frac{\left(\frac{V_{O}}{R_{O(\text { total })}}\right)^{2}}{\left(\frac{V_{i}}{R_{\text {in(total })}}\right)^{2}}=A_{V}{ }^{2}\left(\frac{R_{\text {in }(\text { total })}}{R_{O(\text { total })}}\right)^{2} \cong\left(\frac{R_{\text {in }(\text { total })}}{R_{O(\text { total })}}\right)^{2}$
$R_{O(\text { total })}=\left(\frac{R_{1}\left\|R_{2}\right\| R_{S}}{\beta}\right) \|\left(R_{E}+r_{e}\right)$
$R_{O(\text { total })} \cong\left(\frac{R_{S}}{\beta}\right) \|\left(R_{E}+r_{e}\right) \quad$ When $\left(R_{1} \| R_{2}\right) \gg R_{S}$

## PROCEDURE:

1- Theoretically compute the dc parameters shown in table 6.1
2- Practically measure the dc parameters shown in table 6.1
3- Theoretically compute the ac parameters shown in table 6.2
4- Practically measure the ac parameters shown in table 6.2 for $\mathrm{Vs}=1 \mathrm{Vp}-\mathrm{p}$ and 1 kHz .
5- Measure the input resistance using the same method that you used in the last experiment.
6- Use two channels of the oscilloscope figure out the phase difference between Vin and Vo.

| DC parameters | Computed values | Measured values |
| :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{B}}$ |  |  |
| $\mathrm{V}_{\mathrm{E}}$ |  |  |
| $\mathrm{I}_{\mathrm{E}}$ |  |  |
| $\mathrm{V}_{\mathrm{C}}$ |  |  |
| $\mathrm{V}_{\mathrm{CE}}$ |  |  |

Table 6.1

| AC parameters | Computed values | Measured values |
| :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{b}}$ |  |  |
| $\mathrm{V}_{\mathrm{e}}$ |  |  |
| $\mathrm{r}_{\mathrm{e}}$ |  |  |
| $\mathrm{A}_{\mathrm{V}}$ |  |  |
| $\mathrm{R}_{\mathrm{in}}$ |  |  |
| $\mathrm{A}_{\mathrm{p}}$ |  |  |

Table 6.1

## CIRCUIT:



## CALCULATION, QUESTION AND DISCUSSION

1- Compare the input resistance of C.E.A and C.C.A.
2- Compare the phase difference of C.E.A and C.C.A.
3- The emitter follower can be used to drive a low impedance load such as loudspeakers. What characteristic makes this circuit for this purpose?
4- Discuss your results.

## EXPERIMENT NO. (7)

## FILED EFFECT TRANSISTOR OUTPUT CHARACTERSISTICS

## OBJECTIVE:

- To discuss the drain characteristic curve
- To identify the ohmic, active, and breakdown regions of the curve
- To explain how gate-to-source voltage controls the drain current


## THEORY:

The term field-effect relates to the depletion region formed in the channel of a FET as a result of a voltage applied on one of its terminals (gate). Recall that a BJT is a current-controlled device; that is, the base current controls the amount of collector current. A FET is different. It is a voltage-controlled device, where the voltage between two of the terminals (gate and source) controls the current through the device.

## Drain Characteristic Curve

Consider the case when the gate-to-source voltage is zero $\left(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}\right)$. This is produced by shorting the gate to the source, as in Figure 7-1(a) where both are grounded. As $\mathrm{V}_{\mathrm{DD}}$ (and thus $\mathrm{V}_{\mathrm{DS}}$ ) is increased from 0 V , $\mathrm{I}_{\mathrm{D}}$ will increase proportionally, as shown in the graph of Figure 7-1(b) between points A and B. In this area, the channel resistance is essentially constant because the depletion region is not large enough to have significant effect. This is called the ohmic region because $\mathrm{V}_{\mathrm{DS}}$ and $\mathrm{I}_{\mathrm{D}}$ are related by Ohm's law.

At point B in Figure 7-1(b), the curve levels off and enters the active region where $\mathrm{I}_{\mathrm{D}}$ becomes essentially constant. As $V_{D S}$ increases from point $B$ to point $C$, the reverse-bias voltage from gate to drain ( $V_{G D}$ ) produces a depletion region large enough to offset the increase in $V_{D S}$, thus keeping $I_{D}$ relatively constant.

The value of $V_{D S}$ at which $I_{D}$ becomes essentially constant (point B on the curve in Figure 7-1(b)) is the pinch-off voltage, $\mathrm{V}_{\mathrm{p}}$. For a given JFET, $\mathrm{V}_{\mathrm{P}}$ has a fixed value. As you can see, a continued increase in $V_{\text {DS }}$ above the pinch off voltage produces an almost constant drain current. This value of drain current is IDSS (Drain to Source current with gate Shorted) and is always specified on JFET datasheets. IDss is the maximum drain current that a specific JFET can produce regardless of the external circuit, and it is always specified for the condition, $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$.

(a) JFET with $V_{\mathrm{GS}}=0 \mathrm{~V}$ and a variable $V_{\mathrm{DS}}\left(V_{\mathrm{DD}}\right)$

(b) Drain characteristic

The drain characteristic curve of a JFET for $\mathrm{V}_{\mathrm{GS}}=0$ showing pinch-off voltage.

As $\mathrm{V}_{\mathrm{GS}}$ is set to increasingly more negative values by adjusting $\mathrm{V}_{\mathrm{GG}}$, a family of drain characteristic curves is produced, as shown in Figure 7-2(b). Notice that $\mathrm{I}_{\mathrm{D}}$ decreases as the magnitude of $\mathrm{V}_{\mathrm{GS}}$ is increased to larger negative values because of the narrowing of the channel.

The value of VGS that makes ID approximately zero is the cutoff voltage, $\mathrm{V}_{\mathrm{GS}}($ off $)$, as shown in Figure $7-2(\mathrm{~b})$. The JFET must be operated between VGS $=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{Gs}}(\mathrm{off})$.

(a) JFET biased at $V_{G S}=-1 \mathrm{~V}$

(b) Family of drain characteristic curves

Figure 7.2 Family of Drain Characteristics

## PROCEDURE:

1- Connect the circuit shown in figure (7.3)
2- By using $\mathrm{V}_{\mathrm{GG}}$ source, adjust $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$.
3- Change $V_{D s}$ from 0 to 8 V using the $\mathrm{V}_{\mathrm{DD}}$ source and measure $\mathrm{I}_{\mathrm{D}}$, and fill table 7.1.
4- Repeat step 2 and 3 for $\mathrm{VGS}=1 \mathrm{~V}$, and 2 V .

| $\mathrm{V}_{\mathrm{DS}}$ (volt) | $\mathrm{I}_{\mathrm{D}}$ when $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{D}}$ when $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{D}}$ when $\mathrm{V}_{\mathrm{GS}}=2 \mathrm{~V}$ |
| :---: | :--- | :--- | :--- |
| 0 |  |  |  |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |
| 8 |  |  |  |

Table 7.1

## CIRCUIT:



Figure 7.3

## CALCULATION, QUESTION AND DISSCUSSION:

1- Use your practical results to draw the drain characteristic curve.
2- Find $\mathrm{I}_{\mathrm{DSS}}$ from the characteristic curve.
3- Compare the pinch off voltage, $\mathrm{V}_{\mathrm{P}}$, with cut off, $\mathrm{V}_{\mathrm{GS}}$ (off).
4- Discuss your results.

# EXPERIMENT NO. (8) JFET AS A CONSTANT CURRENT SOURCE 

## OBJECTIVE:

- To explain how FET transistor can be used as a constant current source.
- To determine the maximum RL to have a constant $I_{D}$.


## THEORY:

A JFET can be used to supply constant current to a variable load by connecting its gate directly to its source as illustrated in figure 8.2. Here the resistor $R_{D}$ is considered as the variable load resistance. The current that passes through $R_{D}$ is independent of $R_{D}$. The condition that have to be satisfied to obtain a constant current from a JFET is:

$$
\left|V_{D S}\right| \geq\left|V_{P}\right|-\left|V_{G S}\right|
$$

## 8.1

Since $\mathrm{V}_{\mathrm{GS}}=0$ in the circuit shown below

$$
\left|V_{D S}\right| \geq\left|V_{P}\right|
$$

The constant current produced by JFET is then $\mathrm{I}_{\mathrm{D}}=\mathrm{I}_{\mathrm{DSS}}$ because $\mathrm{V}_{\mathrm{GS}}=0$.
From the above condition we can find the maximum value of $R_{D}\left(R_{L}\right)$ to have a constant current $I_{D}$.

$$
\begin{array}{ll} 
& \left|V_{D S}\right| \geq\left|V_{P}\right| \\
& V_{D S}=V_{D D}-I_{D S S} R_{L} \\
& V_{D D}-I_{D S S} R_{L} \geq\left|V_{P}\right| \\
\text { Thus } & R_{L}=\frac{V_{D D}-\left|V_{P}\right|}{I_{D S S}}
\end{array}
$$

## PROCEDURE:

1- Connect the circuit shown in figure 8.1.
2- Change $V_{G G}$ until $I_{D}=0$ then measure $V_{G S}$ which equals $V_{P}$
3- Connect the circuit shown in figure 8.2.
4- For $R_{D}=1 k \Omega$, change $V_{D D}$ until $I_{D}$ become a constant value and then measure $I_{D}$ which equals IDSs.
5- Measure practically the maximum value of $R_{D}\left(R_{L}\right)$ that keep $I_{D}$ constant.

## CIRUIT:



Figure 8.1


Figure 8.2

## CALCULATION, QUESTIONS AND DISCUSSION:

1- Calculate the maximum value of $\mathrm{RD}(\mathrm{RL})$ that keep ID constant by using equation 8.2.
2- Discuss your results.

# EXPERIMENT NO. (9) <br> THE JFET AS AN ANALOG SWITCH 

## OBJECTIVE:

- To explain how FETs can be used in analog switching applications
- To Explain how a FET operates as a switch


## THEORY:

An analog switch is an electronically controlled device that will either pass or shut off continuously varying analog signal. Figure 9.1 illustrates an analog switch. In most cases, a digital signal is used to control switching process.

A JFET can be used an analog switch as shown in figure 9.2. Note that the analog signal is connected to $\mathrm{R}_{\mathrm{D}}$ where a fixed supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) would normally be connected. The digital signal that opens and closes the switch is the gate to source voltage $\mathrm{V}_{\mathrm{GS}} . \mathrm{V}_{\mathrm{GS}}$ is either ( 0 V ) which makes the JFET on (conducting) or $\mathrm{V}_{\mathrm{P}}$ (a negative voltage for N -channel) that makes the JFET off. The output voltage of the switch $\mathrm{V}_{\mathrm{O}}$ is the drain to source voltage which will be either the analog signal (when the JFET is off) or zero (when the JFET is conducting)

Analogue Switch


Analogue Switch


Figure 9.1 Normal Switch Operation

## CIRCUIT:



Figure 9.2 JFET as a Switch

## PROCEDURE:

1- Practically measure $V_{P}$ for the JFET. Use the same method of previous experiment.
2- Connect the circuit as shown in figure 9.2.
3- Make $\mathrm{V}_{\mathrm{GS}}=0$, and then observe the output and draw the output signal.
4- $\quad$ Make $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{P}}$, and then observe the output and draw the output signal.

## CALCULATION, QUESTIONS AND DISCUSSION:

1- What is $\mathrm{R}_{\mathrm{DSon}}$ ?
2- Can we use BJT as a switch? If yes, which type of transistor (FET or BJT) performs better as a switch? And why?
3- Discuss your results.

## EXPERIMENT NO. (10)

## COMMON SOURCE JFET AMPLIFIER CHARACTERISTICS

## OBJECTIVE:

- To explain and analyze the operation of common-source FET amplifiers.
- To discuss and analyze the FET ac model.
- To observe phase inversion.


## THEORY:

The FET has an important advantage compared to the BJT due to the FET's extremely high input impedance. Disadvantages, however, include higher distortion and lower gain. The particular application will usually determine which type of transistor is best suited.

## Note: For more details about DC and AC analysis, please review your theoretical lectures.

## PROCEDURE:

1- Connect the circuit shown in figure 10.1 .
2- Set the signal generator at 200 m Vp-p and 1 kHz .
3- Measure the $D C$ voltages at drain $\left(V_{D}\right)$, source $\left(V_{S}\right)$, gate $\left(V_{G}\right)$, and $V_{D S}$. Then measure $I_{D}$
4- Measure the input and output AC voltages, and then find the voltage gain.
5- Remove the bypass capacitor and then measure the gain (measure input and output voltages).
6- Compare the phase difference between input and output voltages.

## CIRCUIT:



Figure 10.1

## CALCULATION, QUESTION AND DISSCUSSION:

1- Compare the voltage gain of common source FET amplifier with its analogy common emitter BJT amplifier. Which one has higher voltage gain? Use your results to make this comparison.
2- Discuss you results.

# EXPERIMENT NO. (11) <br> FREQUENCY RESPONSE OF COMMON EMITTER AMPLIFER 

## OBJECTIVE:

- To explain how circuit capacitances affect the frequency response of an amplifier.
- To analyze the low-frequency response of an amplifier.
- To analyze the high-frequency response of an amplifier.
- To analyze an amplifier for total frequency response
- To measure the frequency response of an amplifier


## THEORY:

In the previous chapters on amplifiers, the effects of the input frequency on an amplifier's operation due to capacitive elements in the circuit were neglected in order to focus on other concepts. The coupling and bypass capacitors were considered to be ideal shorts and the internal transistor capacitances were considered to be ideal opens. This treatment is valid when the frequency is in an amplifier's midrange. As you know, capacitive reactance decreases with increasing frequency and vice versa. When the frequency is low enough, the coupling and bypass capacitors can no longer be considered as shorts because their reactances are large enough to have a significant effect. Also, when the frequency is high enough, the internal transistor capacitances can no longer be considered as opens because their reactances become small enough to have a significant effect on the amplifier operation. A complete picture of an amplifier's response must take into account the full range of frequencies over which the amplifier can operate.

Recall from basic circuit theory that $X c=1 / 2 \pi f C$ This formula shows that the capacitive reactance varies inversely with frequency. At lower frequencies the reactance is greater, and it decreases as the frequency increases.

## CIRCUIT:

Figure 11.1


## PROCEDURE:

1- Connect the circuit shown in figure 11.1
2- Change $\mathrm{R}_{\mathrm{C}}$ to obtain the Q point at the center of DC load line.
3- Change the input frequency from 10 Hz to 5 MHz , and measure $\mathrm{V}_{\mathrm{O}}$ for each frequency.

| Input Frequency <br> $(\mathrm{Hz})$ | Output <br> Voltage (V) |
| :---: | :---: |
| 10 |  |
| 20 |  |
| 30 |  |
| $:$ |  |
| $\vdots$ |  |
| 100 |  |
| 200 |  |
| 300 |  |
| $:$ |  |
| $:$ |  |
| 1 k |  |
| 2 k |  |
| 3 k |  |
| $:$ |  |
| $:$ |  |
| 10 k |  |
| 20 k |  |
| 30 k |  |
| $:$ |  |
| $:$ |  |
| 100 k |  |
| 200 k |  |
| 300 k |  |
| $:$ |  |
| 2 | M |
| 2 M |  |
| 3 M |  |
|  |  |

## CALCULATION, QUESTIONS AND DISCUSSION:

1- From your practical results, plot Vo vs the frequency on a semiology paper.
2- From the plot, determine the upper and lower cutoff frequencies.
3- Find the bandwidth.
4- Determine the gain at one octave below the upper cutoff frequency.
5- Determine the gain at one octave above lower cutoff frequency.
6- Discuss your practical results.

# EXPERIMENT NO. (12) FREQUENCY RESPONSE OF COMMON SOURCE JFET AMPLIFER 

## OBJECTIVE:

- To explain how circuit capacitances affect the frequency response of an amplifier.
- To analyze the low-frequency response of an amplifier.
- To analyze the high-frequency response of an amplifier.
- To analyze an amplifier for total frequency response
- To measure the frequency response of an amplifier


## THEORY:

The analysis of the FET amplifier in the low-frequency region will be quite similar to that of the BJT amplifier. There are again three capacitors of primary concern as appearing in the network of figure 12.1: $\mathrm{C} 1, \mathrm{C} 2$, and C 3 . As in the case for the BJT amplifier, the reactance ( Xc ) of the input, output, and bypass coupling capacitors decrease as the input frequency increases.

The approach to the high-frequency analysis of a FET amplifier is also similar to that of a BJT amplifier. The basic differences are the specifications of the internal FET capacitances and the determination of the input resistance.

## CIRCUIT:

Figure 12.1


## PROCEDURE:

1- Connect the circuit shown in figure 12.1
2- Change the input frequency from 10 Hz to 5 MHz , and measure $\mathrm{V}_{\mathrm{O}}$ for each frequency.

| Input Frequency <br> $(\mathrm{Hz})$ | Output <br> Voltage (V) |
| :---: | :---: |
| 1 |  |
| 2 |  |
| 3 |  |
| $:$ |  |
| $:$ |  |
| 10 |  |
| 20 |  |
| 30 |  |
| $:$ |  |
| $:$ |  |
| 100 |  |
| 200 |  |
| 300 |  |
| $:$ |  |
| $:$ |  |
| 1 k |  |
| 2 k |  |
| 3 k |  |
| $:$ |  |
| $:$ |  |
| 20 k |  |
| 20 k |  |
| 30 k |  |
| $:$ |  |
| 2 M |  |
| 3 M |  |

## CALCULATION, QUESTIONS AND DISCUSSION:

1- From your practical results, plot Vo vs the frequency on a semiology paper.
2- From the plot, determine the upper and lower cutoff frequencies.
3- Find the bandwidth.
4- Determine the gain at one octave below the upper cutoff frequency.
5- Determine the gain at one decade above lower cutoff frequency.
6- Discuss your practical results.

## EXPERIMENT NO. (15)

POWER AMPLIFIER

## THEORY:-

As the name implies, a power amplifier is designed to deliver a large amount of power to a load, that is mean that is must be designed so that the heat generated when it is operated at high current and voltage level is released in to up. Consequently, power amplifiers typically contain bulky components having large surface area to enhance heat transfer to the environment.

All the small signal amplifiers we have studied before were class A amplifiers (the output voltage can vary in response to both positive and negative inputs). When output vary during only one halfcycle of a sine wave the amplifier is called class B amplifier (the transistor is in its active region). When conduction occur during more than one-half cycle but less than a full cycle of a sine wave input the amplifier is called class AB amplifier while when conduction occur during less than one-half cycle the amplifier is called class C amplifier.

## CIRCUIT:



## PROCEDERE:

1. Connect the circuit shown in figure (13-1)
2. Chang $R_{2}$ until you gets a $Q$ point at the center of the dc load line.
3. Change $\mathrm{V}_{\text {in }}$ for maximum output without distortion, then draw the output waveform this will be the case of class A. Measure the positive amplitude of the wave.
4. Increase $\mathrm{R}_{2}$ until the positive amplitude of the output wave become 0.7 of the measure value in step 3, draw the output waveform, this will be the case of class AB.
5. Increase $\mathrm{R}_{2}$ until $\mathrm{V}_{\mathrm{m}}$ of the output wave become 0.5 of the measured value in step 3, draw the output waveform, this will be the case of class B.
6. Increase R 2 until $\mathrm{V}_{\mathrm{m}}$ of the output wave become 0.3 of the measure value in step 3, draw the output waveform, this will be the case of class C .

## CALCULATION, QUESTIONS AND DISCUSSION:

1. How can you solve the problem of signal's negative part clipping in class B?
2. Discuss your results.
